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Abstract 
We have studied Single Event Effects in static and 
dynamic registers designed in a quarter micron CMOS 
process. In our design, we systematically used guardrings and 
enclosed (edgeless) transistor geometry to improve the total 
dose tolerance. This design technique improved both the SEL 
and SEU sensitivity of the circuits. Using SPICE simulations, 
the measured smooth transition of the cross-section curve 
between LET threshold and saturation has been traced to the 
presence of four different upset modes, each corresponding to 
a different critical charge and sensitive area. A new 
architecture to protect the content of storage cells has been 
developed, and a threshold LET around 89 MeVcm'mg.' has 
been measured for this cell at a power supply voltage of 2 V. 
I. INTRODUCTION 
The High Energy Physics (HEP) community is working on 
the construction of a new p-p collider to extend to higher 
energy the exploration of the ultimate structure of matter. The 
LHC (Large Hadron Collider), will be built in an already 
existing underground tunnel at CERN, Geneva, Switzerland. 
Four experiments, situated along the tunnel at the location of 
the beam crossings, will observe the collisions and study the 
fundamental physics. Due to the high energy and luminosity 
of the colliding beams, different parts of each experiment 
(detectors, electronics, mechanics and infra-structures) will be 
exposed to a radiation environment whose particle energy and 
composition widely varies with the position and surrounding 
materials [l]. Therefore, the HEP community needs a 
relatively large amount of radiation toleranvhard electronics, 
a considerable part of which will he custom developed ASICs. 
In an attempt to reduce the costs and improve the circuit 
performance, the possibility of using a deep submicron 
commercial technology for ASIC design is under 
investigation. Such an approach is based on the increased 
radiation tolerance of the gate oxide which accompanies the 
shrinking of CMOS processes. As the gate oxide becomes 
thinner, both the charge trapping in the oxide and the 
interface state creation decrease, eventually becoming 
negligible below about to,= 6 nm [2]. The systematic use of 
enclosed NMOS transistor topology (edgeless devices) and 
guardrings prevents any radiation-induced leakage current 
under the still thick isolation oxide [3]. Total dose tolerance 
complying with the LHC requirements has been achieved 
using this technique [4, 51. 
On the other hand, deep submicron technologies arc 
generally more sensitive to Single Event Upset (SEU) than 
older technologies 161. In LHC the prescnce of heavy ions will 
be limited to the beam pipe, and the radiation cnvironment 
for the electronics will he dominated by charged hadrons and 
neutrons. Nevertheless, enough energy to trigger Singlc Event 
Effects (SEE) can he deposited by recoils from the nuclear 
interaction of incoming charged hadrons and neutrons with 
target nuclei in the integrated circuit itsclF, or in its close 
surroundings. The sensitivity to SEEs of circuits designed 
using edgeless devices and guardrings needs therefore to be 
measured, and the results should be translated into expected 
upset and Iatchup rates in the LHC environment. 
The objectives of thc work described hereafter are twofold: 
to evaluate the SEE sensitivity of ASKS developed in  deep 
submicron processes using enclosed transistor topologies and 
guardrings, and to develop countermeasures to lower or 
eliminate the risk associated with SEES. 
11. EXPERIMENTAL DETAILS 
For this study, we have designed dedicated test structures 
in a 0 . 2 5 ~ m  CMOS technology using cnclosed NMOS 
transistors and guardrings systematically. The choice ol' a 
quarter micron process was driven by the present wide 
availability of commercial processes of such generation. 
A. Test Structures 
The simple circuit we have chosen for our test is the shift 
register. This choice was driven both by the siinplicity and 
the universality of the shift register. This circuit is easy to 
design and requires a minimum of input signals for its 
operation. This translates into a small number of pads, hence 
the opportunity to integrate several circuits close to each other 
in a small area and mount them in the same package. These 
circuits can then be tested simultaneously, saving beam time. 
The basic element of the shin registcr, the Flip-Flop, is 
widely used in digital and mixed-mode ASKS for LHC, both 
in synchronous clocked operation and in control registers. 
We have designed three. shift registers, each composed of 
a number of identical Flip-Flop cells (DFF), differing from 
each other in the architecture of the basic DFF cell. For the 
first DFF, we used a standard static architecture, whilst for 
the second a dynamic architecture was chosen. The schematic 
of these two cells is shown in Figure 1. Thcrc is 21 substantial 
difference in the SEU sensitivity for the two architectures. In 
the static ccll, data is stored in loops composed of 
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performed at room tempcrature, and two test modes were 
used: un-clocked and clocked. In the tu-clocked mode, the 
data pattern is streamed into the shift register by applying a 
train of clock pulses, stored without clock for an adjustable 
time span, then streamed out for comparison. The dynamic 
register could not he testcd this way as it needs a continuous 
clock. In the clocked mode, the clock is constantly applied: 
data streams in and out all the time aiid are constantly 
compared for error detection. This also corresponds to the 
storage mode for the dynamic register. All the following 
results refer, unless otherwise specified, to a data pattern 
composed of an alternate 1-0 sequence. 
During the irradiation, the current consuinption of the 
circuits was constantly monitored to dctcct the occurrence of 
latchup. The supply voltage was generally kept at 2 V during 
the SEU measurements, but raised to the technology nominal 
voltage of 2.5 V to look for incrcased SEL sensitivity at 
higher voltage. 
cross-coupled inverters. Therefore, each storage node has a 
low resistance path to cither Vdd or ground, through which 
charges deposited by an ionizing particle can he evacuated. 
On the other hand, in the dynamic cell several nodes store 
data in a high impedance state during different phases of the 
clock cycle. The charge deposited by an ionizing particle can 
therefore easily accumulate and induce a SEU. Besides these 
two traditional schemes, we have developed a new DFF 
architecture hardened against SEU, to which we will refer 
hereafter as “hardened” cell. This cell will be described in 
section 111. 
The layout of the three cells is shown in Figure 2, where 
the enclosed topology used for all NMOS transistors is 
observable. Some of the PMOS transistors have been also 
integrated as enclosed devices to match the size of the NMOS 
in the x-direction, saving some space in the y-direction. 
Compared to the static architecture, the dynamic one is 
almost a factor of 2 smaller, leading therefore to a higher 
integration density. The three cells have been designed with a 
height of 16pm, and their length is 18, 33 and 5Oum 
respectively for the dynamic, static and “hardened” cell 
The static and “hardened“ registers are composed of 2048 
DFF cells, whilst for the dynamic we integrated 1024 cells. In 
total, some 150000 transistors were used for a total active 
arca of about 2.7 mm’. 
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Figure I, Schematic of the static and dynamic DFF cell\ 
B. Irradiation procedure 
The SEE experiment took place at the Lawrence Berkeley 
National Laboratories (LBNLJ 88-Inch Cyclotron, adjusting 
the Linear Energy Transfer (LET) of the incoming ions 
between 3.2 and 89 MeVcm’mg.’. Thc irradiation was 
Figure 2: Layoul view of the three DFF cells. 
111. THE HARDENED FF CELL 
The proposed “hardened” DFF cell is derived from 
previously devcloped solutions to protect the content of 
storage cells against SEU [7], [SI. As its predecessors, it 
follows the approach of logic rcdundancy, and it is aimcd at 
further reducing implementation costs i n  terms of area, speed 
and power consumption. 
In the cdge-triggered master-slave Ilip-flops typical of 
synchronous sequential circuits, SEU immunity must he 
ensured for both the mastcr and the slave latch. This is 
necessary even though their time-related sensitivity ratio may 
be highly asymmetric, since actually the maskr latch only 
stores the data during the active clock phase. This observation 
led us to the idea of implementing upset-immune ilip-flops 
with dynamic-static operation, wlicrc a dynamic 
configuration is used for the master latch section. This section 
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can be implemented either as a distinct element or, as in the 
case of our cell, using one of the existing nodes in a dual 
feedback four-node storage loop latch. 
The architecture of the "hardened" DFF is shown in 
Figure 3. The dual feedback in the slave section is integrated 
through split clocked inverter gates (SCII and SCIZ). During 
the storage phase (clock inactive) this feedback ensures that 
the perturbation induced on a single node by a particle hit 
does not propagate further into the latch, and the initial 
condition is quickly restored. As a consequence of such SEU- 
hardened architecture, data have to be written simultaneously 
in two nodes to be latched into the slave. This has been 
implemented using a sequential access to nodes XI and X2, 
controlled by two clocks: a master precharge clock (CKI) and 
a slave transfer clock (CK2). The slave clock can be easily 
generated from the master by introducing a delay sufficient to 
allow the data writing in X2 (about 200 ps in our case). 
surrounded by the gate and source. The resulting DFF cell 





Figure 3: Schematic of the "hardened" dynamic-static DFF. CI = 
Clocked Inverter, SCI = Split Clocked Inverter. 
The dynamic master section precharges the input data at 
node XI, through the clocked inverter CI1, when both CKl 
and CK2 are active. Data precharged at XI is subsequently 
transferred and latched into the slave through C12 only when 
CKl is low and CK2 is high, as shown in Figure 4. 
Figure 4 Time diagram of the writc cycle in the "hardened" DFF. 
The active edge of the clock is the falling cdge of CK1. tr is the 
setup time of the DFF. 
Iv. RESULTS AND DISCUSSION 
A. Single Event Latchup 
No SEL has been observed during the whole irradiation 
test, up to the maximum LET of 89 MeVcin'mg-'. This result 
was expected, as SEL sensitivity has been shown to decrease 
in modern deep submicron CMOS processes [9] due to the 
reduced thickness of the epitaxial layer, the presence of 
retrograde wells and the use of Shallow Trench Isolation 
(STI). Moreover, device simulation has pointed out the 
effectiveness of guardrings in substantially decreasing the 
SEL susceptibility [lo]. As the design practice we follow 
requires the systematic use of guardrings Lo obtain total dose 
tolerance, at the same tiine it increases the circuit robustness 
against latchup. This layout practice assurcs a low resistance 
path to V,, in any point of the circuit. 
The fast access timing of this flip-flop allows reliable 
operation with narrow clock pulses that satisfy the minimum B. sEu in un-clocked Operation 
data input setup and hold time requirements. This in turn 
reduces the SEU vulnerability time interval of the master 
latch section. The need for two clocks for the write cycle also 
protects the contents of the DFF against hits on one of the 
clock buffers. 
1) Static shift register 
The measured cross-section curve is shown in Figure 5 for 
the static shift register, normalized to one cell (cm2/bit). The 
measured points for the static register are fitted by a Weibull 
Finally, to avoid the possibility that charges deposited by a 
single highly ionizing particlc could simultancously corrupt 
the state of two nodes in the slave section, the layout of the 
DFF has been carefully studied. The chosen layout provides 
adequate spacing and isolation of transistor drains connected 
to pairs of sensitive nodes (as X1 and XZ). This is simple to 
implement using transistors with edgeless topologies when 
the drain is the central diffusion, hence being completely 
curve, and the parameters of the fit arc indicated in Figure 5. 
The threshold LET (LET,h) is just below 15 MeVcm2mg-', a 
high value for a 0.25 km technology. This can be explained 
by the use of enclosed transistor geometry in the DFF cell. 
The minimum gate width of an encloscd transistor is imposed 
by the minimum size of the central diffusion (drain), which 
has to be completely surrounded by the gate. In our design, 
we have chosen the minimum gate length and the minimum 
drain diffusion size for all NMOS transistors, obtaining a 
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Tablel: Critical charge from SPICE simulations for hits on nodes A 
and B. The transition refers to the output of the cell, and SA stands 
channel width of about 3.3 pm. Also the PMOS transistors 
are considerably bigger than the minimum achievable size to 
match the drive capability of the NMOS. As a result, both the 
node capacitance (proportional to the gate area) and the 
current drive of the transistors (proportional to the aspect 
ratio W/L) are higher than for the use of minimum size 
transistors. This translates into higher critical charge for 
upset, which explains the result of our measurement. 
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Figure 5:  Measured cross-section curve for the static DFP cell. A 
Weibull curve fits the measured points. 
To gain some insight into the measured upset curve, we 
have used a SPICE simulator to estimate the critical charge of 
the static DFF cell. The simulation has been performed using 
the typical set of parameters given by the CMOS 
manufacturer. DC measurements of single transistors from 
the same wafer are consistent with the used pilrameters. The 
charge injection from an ionizing particle was simulated with 
a pulsed current generator with linear rise and fall times of 50 
and 100 ps respectively. The injection took place at the two 
sensitive nodes of the slave part of the DFT, named A and B 






Figure 6 The simulation of the charge injection from an ionizing 
particle took place on nodes A and B of the slave part of the static 
DFP. 
The critical charge computed from the SPICE simulation 
is reported in Tablel, which also indicates the sensitive area 
SA (or cross-section) of the cell estimated from the layout for 
hits in both A and B and for 0->I and 1->0 transitions. In the 
estimate from the layout, the sensitive area h a s  been taken as 
the drain diffusion area of the inverter transistors and the 
source and drain diffusion areas ofthe switches. 
The cell has actually four different critical charges, two 
for each sensitive node, each corresponding to a different 
particle hit. The simulation results can he used to reconstrnct 
a curve for the evolution of the scnsitive arca (or cross- 
section) as a function of the charge collected from the particle 
hit. This curve is shown in Figure 7. To be ablc to plot the 
results of our measurements in the same chart, we need to 
translate the LET of the heavy ions used in the cxperiment 
into collected charge at the sensitive node. This requires an 
estimate for the sensitive depth, that is the limit beyond 
which the charge deposited by the ion does not contribute to 
the upset mechanism (either is not collected at the node or is 
collected too late to contribute). Though there is no consensus 
on this number, we have chosen a sensitive depth of 1 Wm, as 
recently proposed for a 0.6 pm process [l I ] .  In that case, the 
sensitive depth was estimated with 3-D siinulations and 
confirmed by the experiments. Our assumption for the 
sensitive depth does not in anyway affcct the shape of the 
cross-section curve. 
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Pigure 7 :  Cross-section as a function of the charge collected at the 
sensitive node. Measurements are compared with the cstimate from 
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The cross-section for all the points except the one at 
higher LET is actually determined by the maximum fluence 
reached in the experiment, and should therefore generally be 
considered as an upper limit. In most cases, the number of 
crrors was zero, but sometimes one error was found. We 
found that the error occurrence was not proportional to the 
fluence, rather on the number of read and write cycles during 
the test. We have therefore concluded that these rare errors 
did not correspond to SEU during storage, but during the 
read/wite cycles, when the clock was applied. This 
conclusion is strongly supported by the measurements in 
clocked mode discussed in subsection C. 
At the maximum available LET of 89 MeVcm*mg.', the 
"hardened" shift register began to experience SEU during 
data storage. The measured cross-section was still below 
10.' cm2/bit, proving that the threshold LET is close to 
89 MeVcm2mg-'. This very high value is a significant result 
for a design in a quarter micron process biased at only 2 V, 
and confirms the effectiveness of the proposed design to 
prevent SEU in storage cells. 
C. SEU in clocked operation mode 
Due to the limited beam time available, only the dynamic 
and "hardened" shift registers could be tested in the clocked 
operation mode, and it was not possible in any case to draw 
the complete cross-section curve. 
The clocked operation test was performed at the frequency 
of 2.5 MHz, which is far from the maximum working 
frequency of the registers. This choice was imposed by the 
limited speed capability of the tesl hoard, which could not 
reliably transmit the clock and data to the shift registers chip 
at higher frequency. 
1) Dynamic shift register 
During the test of the dynamic shift register, SEUs were 
detected already for a LET of 3.2 MeVcm'mg.', the minimum 
used during our irradiation run. From this value, and again 
assuming a sensitive depth of about 1 pm, one can deduce a 
critical charge lower than 35 fC. Increasing the LET to 5.6 
and then to 15 MeVcm2mg.' does not significantly affect the 
measured cross-section, which stays around cm2 (for one 
DFF cell). 
The analysis of the SEU event using SPICE is much less 
straightforward for the dynamic cell, as this cell has three 
different sensitive nodes, and their sensitivity changes when 
the clock and data are high or low. To get an idea of the 
critical charge, we have simulated a particle hit in node C 
(Figure I), with the clock low, so that nodc C is either 
floating or connected to Vdd according to the state of node B. 
In the most sensitive case (B low), the critical charge was 
ahout 34 fC. 
Both the SPICE simulation and the experiment point out 
the high sensitivity to SEU of this dynamic architecture, 
which makes it unattractive for ASICs design to be used in a 
radiation environment. Even in the LHC environment, this 
cell would experience a high rate of upsets. In that case, 
enough energy to induce SEU can be deposited by the recoils 
from nuclear interaction of the charged hadrons and neutrons 
in the silicon of the IC or in the surrounding materials. 
2) "Hardened" shift register 
In the case of the "hardened" shift register tested in lhe 
clocked operation mode, upsets were detected starting from a 
LET of 5.6 MeVcm2mg-l. In that case the cross-section was 
very low (ahout 8 cm'), but increased by 2 orders of 
magnitude when a LET of 15 MeVcm*mg.l was used. 
The upset mechanism has been identified clearly with 
SPICE simulations, and is related to the use of the DFF cell 
as an element of a shift register. During the write cycle, when 
the slave clock (CK2) is high, node X2 (see Figure 3) is in a 
high impedance state. If hit by an ionizing particle during 
this period, this node can easily change its logic state. This 
change of state is only temporary, as the correct output value 
is recovered at the end of the write cycle, hut happens during 
the write cycle of the next DFF cell. Therefore, in the specific 
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case of the shift register, the wrong data is latched into the 
next DFF and generates an upset. 
To eliminate this upset mode, and render the “hardened 
cell adapted also to synchronous clocked operation, it is 
possible to replace the clocked inverters with the combination 
of pass gates and clocked multiplexers. The resulting 
modified DFF cell is currently being integrated in the same 
submicron technology, and the characterization of its 
performance will he the object of a future work. 
V. CONCLUSION 
We have studied SEE in static and dynamic cclls designed 
in a quarter micron CMOS process using edgeless transistors 
and guardrings systematically. This design technique, aimed 
at increasing the total dose tolerance of the design, has some 
beneficial effects on both SEL and SEU sensitivity. 
The presence of guardrings increases the robustness to 
SEL, and no latchup has been observed during the irradiation 
tests performed up to a maximum LET of 89 MeVcm2mg~l. 
Moreover, the particular shape of edgeless transistors poses a 
limit on the minimum achievable gate width, which translates 
into higher node capacitance and current drive. The 
combined erfect of these two characteristics increases the 
critical charge for upset. For a static DFF cell designed this 
way, we have measured a threshold LET of about 
15 MeVcm’mg.’, which is quite high for B 0.25 pm 
technology. 
The study of the SEU mechanism on the static DFF cell, 
performed with the help of a SPICE simulator, has revealed 
the origin of the measured smooth transition of the cross- 
section curve between threshold and saturation. This 
transition is determined by the presence of l‘our different 
upset modes, each having a different critical charge and 
corresponding to a different sensitive area. As the particle 
LET is increased, more and more upset modes becomes 
active, and the measured cross-section increases. 
To effectively protect the contents of storage cells from 
data corruption, we have developed a new architecture for 
data storage, based on a dynamic-static flip-flop. A DFF 
integrated using this architecture had an area penalty of about 
50% with respect to a static standard architecture. We 
measured a threshold LET close to 89 MeVcin’mg-’ for this 
cell at a power supply of 2 V, which is a very high value for a 
design in a quarter micron tcchnology. 
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